669 lines
12 KiB
Devicetree
Executable File
669 lines
12 KiB
Devicetree
Executable File
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
// Copyright 2019 IBM Corp.
|
|
|
|
/dts-v1/;
|
|
|
|
#include "aspeed-g6.dtsi"
|
|
#include <dt-bindings/gpio/aspeed-gpio.h>
|
|
|
|
/ {
|
|
model = "AST2600 EVB";
|
|
compatible = "aspeed,ast2600-evb", "aspeed,ast2600";
|
|
|
|
aliases {
|
|
serial4 = &uart5;
|
|
|
|
i2c16 = &channel_12_0;
|
|
i2c17 = &channel_12_1;
|
|
i2c18 = &channel_12_2;
|
|
i2c19 = &channel_12_3;
|
|
i2c20 = &channel_12_4;
|
|
i2c21 = &channel_12_5;
|
|
i2c22 = &channel_12_6;
|
|
i2c23 = &channel_12_7;
|
|
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "console=ttyS4,115200n8";
|
|
};
|
|
|
|
memory@80000000 {
|
|
device_type = "memory";
|
|
reg = <0x80000000 0x80000000>;
|
|
};
|
|
|
|
reserved-memory {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
|
|
video_engine_memory: video {
|
|
size = <0x04000000>;
|
|
alignment = <0x01000000>;
|
|
compatible = "shared-dma-pool";
|
|
reusable;
|
|
};
|
|
|
|
gfx_memory: framebuffer {
|
|
size = <0x01000000>;
|
|
alignment = <0x01000000>;
|
|
compatible = "shared-dma-pool";
|
|
reusable;
|
|
};
|
|
|
|
espi_mmbi_memory: espi_mmbi_memory {
|
|
no-map;
|
|
reg = <0x9EFF0000 0x10000>; /* 64K */
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
heartbeat {
|
|
gpios = <&gpio0 ASPEED_GPIO(B, 0) GPIO_ACTIVE_LOW>;
|
|
linux,default-trigger = "timer";
|
|
};
|
|
|
|
health_green {
|
|
gpios = <&gpio0 ASPEED_GPIO(G, 6) GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
health_red {
|
|
gpios = <&gpio0 ASPEED_GPIO(G, 7) GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
uidbtn {
|
|
gpios = <&gpio0 ASPEED_GPIO(S, 6) GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
iio-hwmon {
|
|
compatible = "iio-hwmon";
|
|
io-channels = <&adc0 0>, <&adc0 1>, <&adc0 2>, <&adc0 3>,
|
|
<&adc0 4>, <&adc0 5>, <&adc0 6>, <&adc0 7>,
|
|
<&adc1 0>, <&adc1 1>, <&adc1 2>, <&adc1 3>,
|
|
<&adc1 4>, <&adc1 5>, <&adc1 6>, <&adc1 7>;
|
|
};
|
|
};
|
|
|
|
&mdio0 {
|
|
status = "okay";
|
|
|
|
ethphy0: ethernet-phy@0 {
|
|
compatible = "ethernet-phy-ieee802.3-c22";
|
|
reg = <0>;
|
|
};
|
|
};
|
|
|
|
&mac0 {
|
|
status = "okay";
|
|
phy-mode = "rgmii-txid";
|
|
phy-handle = <ðphy0>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_rgmii1_default>;
|
|
clocks = <&syscon ASPEED_CLK_GATE_MAC1CLK>,
|
|
<&syscon ASPEED_CLK_MAC1RCLK>;
|
|
clock-names = "MACCLK", "RCLK";
|
|
};
|
|
|
|
&uart1 {
|
|
status = "okay";
|
|
pinctrl-0 = <&pinctrl_txd1_default
|
|
&pinctrl_rxd1_default>;
|
|
};
|
|
|
|
&uart2 {
|
|
status = "okay";
|
|
pinctrl-0 = <>;
|
|
};
|
|
|
|
&uart3 {
|
|
status = "okay";
|
|
pinctrl-0 = <>;
|
|
};
|
|
|
|
&uart4 {
|
|
status = "okay";
|
|
pinctrl-0 = <>;
|
|
};
|
|
|
|
&uart5 {
|
|
status = "okay";
|
|
};
|
|
|
|
&uart_routing {
|
|
status = "okay";
|
|
};
|
|
|
|
&emmc_controller {
|
|
status = "okay";
|
|
};
|
|
|
|
&emmc {
|
|
non-removable;
|
|
bus-width = <4>;
|
|
max-frequency = <100000000>;
|
|
clk-phase-mmc-hs200 = <9>, <225>;
|
|
};
|
|
|
|
&rtc {
|
|
status = "okay";
|
|
};
|
|
|
|
&fmc {
|
|
status = "okay";
|
|
flash@0 {
|
|
status = "okay";
|
|
m25p,fast-read;
|
|
label = "bmc";
|
|
spi-rx-bus-width = <2>;
|
|
spi-max-frequency = <25000000>;
|
|
#include "openbmc-flash-layout-64.dtsi"
|
|
};
|
|
flash@1 {
|
|
status = "okay";
|
|
m25p,fast-read;
|
|
label = "alt-bmc";
|
|
spi-rx-bus-width = <2>;
|
|
spi-max-frequency = <25000000>;
|
|
#include "openbmc-flash-layout-64-alt.dtsi"
|
|
};
|
|
};
|
|
|
|
&spi1 {
|
|
status = "okay";
|
|
low-spi-clk-write;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_spi1_default &pinctrl_spi1cs1_default>;
|
|
flash@0 {
|
|
status = "okay";
|
|
m25p,fast-read;
|
|
label = "bios";
|
|
spi-max-frequency = <33000000>;
|
|
spi-tx-bus-width = <1>;
|
|
spi-rx-bus-width = <1>;
|
|
};
|
|
};
|
|
|
|
&adc0 {
|
|
vref = <1800>;
|
|
status = "okay";
|
|
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_adc0_default &pinctrl_adc1_default
|
|
&pinctrl_adc2_default &pinctrl_adc3_default
|
|
&pinctrl_adc4_default &pinctrl_adc5_default
|
|
&pinctrl_adc6_default &pinctrl_adc7_default>;
|
|
};
|
|
|
|
&adc1 {
|
|
vref = <1800>;
|
|
status = "okay";
|
|
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_adc8_default &pinctrl_adc9_default
|
|
&pinctrl_adc10_default &pinctrl_adc11_default
|
|
&pinctrl_adc12_default &pinctrl_adc13_default
|
|
&pinctrl_adc14_default &pinctrl_adc15_default>;
|
|
};
|
|
|
|
&i2c0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c3 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c4 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c5 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c6 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c7 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c8 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c9 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c12 {
|
|
status = "okay";
|
|
|
|
i2c-switch@74 {
|
|
compatible = "nxp,pca9548";
|
|
reg = <0x74>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
channel_12_0: i2c@0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0>;
|
|
};
|
|
|
|
channel_12_1: i2c@1 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <1>;
|
|
};
|
|
|
|
channel_12_2: i2c@2 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <2>;
|
|
};
|
|
|
|
channel_12_3: i2c@3 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <3>;
|
|
};
|
|
|
|
channel_12_4: i2c@4 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <4>;
|
|
};
|
|
|
|
channel_12_5: i2c@5 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <5>;
|
|
};
|
|
|
|
channel_12_6: i2c@6 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <6>;
|
|
};
|
|
|
|
channel_12_7: i2c@7 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <7>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&i2c13 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c14 {
|
|
status = "okay";
|
|
|
|
eeprom@53 {
|
|
compatible = "atmel,24c32";
|
|
reg = <0x53>;
|
|
};
|
|
};
|
|
|
|
&i2c15 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i3cglobal {
|
|
status = "okay";
|
|
};
|
|
|
|
&i3c0 {
|
|
/* I3C_SPD_BMC */
|
|
status = "okay";
|
|
i3c-scl-hz = <2000000>;
|
|
i3c-pp-scl-high-ns = <250>;
|
|
i2c-scl-hz = <400000>;
|
|
i3c-od-scl-high-ns = <1130>;
|
|
sda-tx-hold-ns = <30>;
|
|
jdec-spd;
|
|
|
|
spd@50,3C000000000 {
|
|
reg = <0x50 0x3C0 0x00000000>;
|
|
assigned-address = <0x50>;
|
|
};
|
|
|
|
spd@48,3C000000008 {
|
|
reg = <0x48 0x3C0 0x00000008>;
|
|
assigned-address = <0x48>;
|
|
};
|
|
|
|
spd@10,3C000000010 {
|
|
reg = <0x10 0x3C0 0x00000010>;
|
|
assigned-address = <0x10>;
|
|
};
|
|
|
|
spd@30,3C000000030 {
|
|
reg = <0x30 0x3C0 0x00000030>;
|
|
assigned-address = <0x30>;
|
|
};
|
|
|
|
spd@52,3C000000002 {
|
|
reg = <0x52 0x3C0 0x00000002>;
|
|
assigned-address = <0x52>;
|
|
};
|
|
|
|
spd@4A,3C00000000A {
|
|
reg = <0x4A 0x3C0 0x0000000A>;
|
|
assigned-address = <0x4A>;
|
|
};
|
|
|
|
spd@12,3C000000012 {
|
|
reg = <0x12 0x3C0 0x00000012>;
|
|
assigned-address = <0x12>;
|
|
};
|
|
|
|
spd@32,3C000000032 {
|
|
reg = <0x32 0x3C0 0x00000032>;
|
|
assigned-address = <0x32>;
|
|
};
|
|
|
|
spd@54,3C000000004 {
|
|
reg = <0x54 0x3C0 0x00000004>;
|
|
assigned-address = <0x54>;
|
|
};
|
|
|
|
spd@4C,3C00000000C {
|
|
reg = <0x4C 0x3C0 0x0000000C>;
|
|
assigned-address = <0x4C>;
|
|
};
|
|
|
|
spd@14,3C000000014 {
|
|
reg = <0x14 0x3C0 0x00000014>;
|
|
assigned-address = <0x14>;
|
|
};
|
|
|
|
spd@34,3C000000034 {
|
|
reg = <0x34 0x3C0 0x00000034>;
|
|
assigned-address = <0x34>;
|
|
};
|
|
};
|
|
|
|
&i3c1 {
|
|
/* I3C_SPD_BMC */
|
|
status = "okay";
|
|
i3c-scl-hz = <2000000>;
|
|
i3c-pp-scl-high-ns = <250>;
|
|
i2c-scl-hz = <400000>;
|
|
i3c-od-scl-high-ns = <1130>;
|
|
sda-tx-hold-ns = <30>;
|
|
jdec-spd;
|
|
|
|
spd@50,3C000000000 {
|
|
reg = <0x50 0x3C0 0x00000000>;
|
|
assigned-address = <0x50>;
|
|
};
|
|
|
|
spd@48,3C000000008 {
|
|
reg = <0x48 0x3C0 0x00000008>;
|
|
assigned-address = <0x48>;
|
|
};
|
|
|
|
spd@10,3C000000010 {
|
|
reg = <0x10 0x3C0 0x00000010>;
|
|
assigned-address = <0x10>;
|
|
};
|
|
|
|
spd@30,3C000000030 {
|
|
reg = <0x30 0x3C0 0x00000030>;
|
|
assigned-address = <0x30>;
|
|
};
|
|
|
|
spd@52,3C000000002 {
|
|
reg = <0x52 0x3C0 0x00000002>;
|
|
assigned-address = <0x52>;
|
|
};
|
|
|
|
spd@4A,3C00000000A {
|
|
reg = <0x4A 0x3C0 0x0000000A>;
|
|
assigned-address = <0x4A>;
|
|
};
|
|
|
|
spd@12,3C000000012 {
|
|
reg = <0x12 0x3C0 0x00000012>;
|
|
assigned-address = <0x12>;
|
|
};
|
|
|
|
spd@32,3C000000032 {
|
|
reg = <0x32 0x3C0 0x00000032>;
|
|
assigned-address = <0x32>;
|
|
};
|
|
|
|
spd@54,3C000000004 {
|
|
reg = <0x54 0x3C0 0x00000004>;
|
|
assigned-address = <0x54>;
|
|
};
|
|
|
|
spd@4C,3C00000000C {
|
|
reg = <0x4C 0x3C0 0x0000000C>;
|
|
assigned-address = <0x4C>;
|
|
};
|
|
|
|
spd@14,3C000000014 {
|
|
reg = <0x14 0x3C0 0x00000014>;
|
|
assigned-address = <0x14>;
|
|
};
|
|
|
|
spd@34,3C000000034 {
|
|
reg = <0x34 0x3C0 0x00000034>;
|
|
assigned-address = <0x34>;
|
|
};
|
|
};
|
|
|
|
&fsim0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&kcs1 {
|
|
aspeed,lpc-io-reg = <0xCA0>;
|
|
status = "okay";
|
|
};
|
|
|
|
&kcs2 {
|
|
aspeed,lpc-io-reg = <0xCA8 0xCA9>;
|
|
status = "okay";
|
|
};
|
|
|
|
&kcs3 {
|
|
aspeed,lpc-io-reg = <0xCA2>;
|
|
status = "okay";
|
|
};
|
|
|
|
&kcs4 {
|
|
aspeed,lpc-io-reg = <0xCA4>;
|
|
status = "okay";
|
|
};
|
|
|
|
&vhub {
|
|
status = "okay";
|
|
pinctrl-names = "default";
|
|
};
|
|
|
|
&video {
|
|
status = "okay";
|
|
memory-region = <&video_engine_memory>;
|
|
};
|
|
|
|
&gfx {
|
|
status = "okay";
|
|
memory-region = <&gfx_memory>;
|
|
};
|
|
|
|
&espi {
|
|
status = "okay";
|
|
};
|
|
|
|
&vwgpio {
|
|
gpio-count = <32>;
|
|
gpio-names-mask = <0x000001F3>;
|
|
gpio-dir-mask = <0x00000FF0>;
|
|
gpio-names = "VW_FM_BIOS_POST_CMPLT_N", "VW_DIMM_I3C_SWITCH",
|
|
"VW_FM_DUAL_PARTITION_N", "VW_FM_STANDALONE_MODE_N",
|
|
"VW_FM_4S_8S_N_MODE", "VW_FM_NODE_ID_1", "VW_FM_NODE_ID_0";
|
|
status = "okay";
|
|
};
|
|
|
|
&mmbi {
|
|
status = "okay";
|
|
|
|
host-map-addr = <0xF6810000>;
|
|
memory-region = <&espi_mmbi_memory>;
|
|
};
|
|
|
|
&sio_regs {
|
|
status = "okay";
|
|
sio_status {
|
|
offset = <0x10C>;
|
|
bit-mask = <0x1F>;
|
|
bit-shift = <4>;
|
|
};
|
|
sio29_status {
|
|
offset = <0x170>;
|
|
bit-mask = <0xFF>;
|
|
bit-shift = <8>;
|
|
};
|
|
};
|
|
|
|
&lpc_sio {
|
|
status = "okay";
|
|
};
|
|
|
|
&lpc_snoop {
|
|
snoop-ports = <0x80>;
|
|
status = "okay";
|
|
};
|
|
|
|
//&peci0 {
|
|
// status = "okay";
|
|
//};
|
|
|
|
&jtag0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&jtag1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&wdt2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&pwm_tacho {
|
|
status = "okay";
|
|
pinctrl-names = "default";
|
|
#pwm-cells=<3>;
|
|
pinctrl-0 = <&pinctrl_pwm0_default &pinctrl_tach0_default
|
|
&pinctrl_pwm1_default &pinctrl_tach1_default
|
|
&pinctrl_pwm2_default &pinctrl_tach2_default
|
|
&pinctrl_pwm3_default &pinctrl_tach3_default
|
|
&pinctrl_pwm4_default &pinctrl_tach4_default
|
|
&pinctrl_pwm5_default &pinctrl_tach5_default
|
|
&pinctrl_pwm6_default &pinctrl_tach6_default
|
|
&pinctrl_pwm7_default &pinctrl_tach7_default
|
|
>;
|
|
|
|
fan@0 {
|
|
reg = <0x00>;
|
|
aspeed,fan-tach-ch = /bits/ 8 <0x00>;
|
|
};
|
|
|
|
fan@1 {
|
|
reg = <0x01>;
|
|
aspeed,fan-tach-ch = /bits/ 8 <0x01>;
|
|
};
|
|
|
|
fan@2 {
|
|
reg = <0x02>;
|
|
aspeed,fan-tach-ch = /bits/ 8 <0x02>;
|
|
};
|
|
|
|
fan@3 {
|
|
reg = <0x03>;
|
|
aspeed,fan-tach-ch = /bits/ 8 <0x03>;
|
|
};
|
|
|
|
fan@4 {
|
|
reg = <0x04>;
|
|
aspeed,fan-tach-ch = /bits/ 8 <0x04>;
|
|
};
|
|
|
|
fan@5 {
|
|
reg = <0x05>;
|
|
aspeed,fan-tach-ch = /bits/ 8 <0x05>;
|
|
};
|
|
|
|
fan@6 {
|
|
reg = <0x06>;
|
|
aspeed,fan-tach-ch = /bits/ 8 <0x06>;
|
|
};
|
|
|
|
fan@7 {
|
|
reg = <0x07>;
|
|
aspeed,fan-tach-ch = /bits/ 8 <0x07>;
|
|
};
|
|
};
|
|
|
|
&mctp {
|
|
status = "okay";
|
|
};
|
|
|
|
&peci_legacy0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcieh {
|
|
status = "okay";
|
|
};
|
|
|
|
&gpio0 {
|
|
status = "okay";
|
|
gpio-line-names =
|
|
/*A0-A7*/ "","","","","SMB_CPU_PIROM_SCL","SMB_CPU_PIROM_SDA","SMB_IPMB_STBY_LVC3_SCL","SMB_IPMB_STBY_LVC3_SDA",
|
|
/*B0-B7*/ "","","","FM_CPU1_ERR2_LVT3_N","RGMII_BMC_RMM4_LVC3_R_MDC","RGMII_BMC_RMM4_LVC3_R_MDIO","FM_BMC_BMCINIT_R","FP_ID_LED_N",
|
|
/*C0-C7*/ "FM_FORCE_BMC_UPDATE_N","RST_RGMII_PHYRST_N","FM_TPM_EN_PULSE","","","","FM_CPU1_ERR0_LVT3_N","FM_CPU1_ERR1_LVT3_N",
|
|
/*D0-D7*/ "CPU_ERR0","CPU_ERR1","CPU_ERR2","PRDY_N","FM_SPD_SWITCH_CTRL_N","","","",
|
|
/*E0-E7*/ "FM_SKT1_FAULT_LED","FM_SKT0_FAULT_LED","CLK_50M_CKMNG_BMCB","","I3C_SPD_BMC_MUX0_EN","I3C_SPD_BMC_MUX1_EN","I3C_SPD_BMC_MUX2_EN","",
|
|
/*F0-F7*/ "","FM_DUAL_PARTITION_MODE_N","FM_STANDALONE_MODE_N","FM_4S_8S_N_MODE","FM_NODE_ID0","FM_NODE_ID1","","",
|
|
/*G0-G7*/ "FM_SMB_BMC_NVME_LVC3_ALERT_N","RST_BMC_HSBP_MUX_N","FP_LED_STATUS_GREEN_N","FP_LED_STATUS_AMBER_N","","FM_PARTITION_SEL","","",
|
|
/*H0-H7*/ "POWER_OUT","SGPIO_BMC_LD_R","SGPIO_BMC_DOUT_R","SGPIO_BMC_DIN","PLTRST_N","CPU_CATERR","","",
|
|
/*I0-I7*/ "","JTAG_ASD_TDI_R","JTAG_ASD_TCK_R","JTAG_ASD_TMS_R","JTAG_ASD_TDO","FM_BMC_PWRBTN_OUT_R_N","FM_BMC_PWR_BTN_N","",
|
|
/*J0-J7*/ "","","","","","","","",
|
|
/*K0-K7*/ "","","","","","","","",
|
|
/*L0-L7*/ "","","","","PREQ_N","I3C_SPD_BMC_MUX3_EN","","",
|
|
/*M0-M7*/ "","","","","","","SPA_SOUT","SPA_SIN",
|
|
/*N0-N7*/ "","SEL_CPU0_I3C_DDR_SW","SEL_CPU1_I3C_DDR_SW","","ID_BUTTON","POWER_BUTTON","SPB_SOUT","SPB_SIN",
|
|
/*O0-O7*/ "","","","","","","NMI_BUTTON","SPEAKER_BMC_R",
|
|
/*P0-P7*/ "","","","","","","","LED_BMC_HB_LED_N",
|
|
/*Q0-Q7*/ "","","","","","","","",
|
|
/*R0-R7*/ "","","","","","","","",
|
|
/*S0-S7*/ "RST_BMC_PCIE_MUX_N","FM_BMC_TRUST_N","FM_BMC_FRU_WP_N","","PWRGD_CPU0_AUXPWRGD","","","EN_BMC_ADC_P3V_VBAT",
|
|
/*T0-T7*/ "","","","","","","","",
|
|
/*U0-U7*/ "","","","","","","","",
|
|
/*V0-V7*/ "SIO_S3","SIO_S5","","SIO_ONCONTROL","","PS_PWROK","","",
|
|
/*W0-W7*/ "LPC_LAD0_ESPI_R_IO0","LPC_LAD1_ESPI_R_IO1","LPC_LAD2_ESPI_R_IO2","LPC_LAD3_ESPI_R_IO3","CLK_24M_66M_LPC0_ESPI_BMC","LPC_LFRAME_N_ESPI_CS0_BMC_N","IRQ_LPC_SERIRQ_ESPI_ALERT_N","RST_LPC_LRST_ESPI_RST_BMC_R_N",
|
|
/*X0-X7*/ "SEL_MONITOR_MUX","","PCH_BMC_THERMTRIP","","I3C_SPD_BMC_MUX0_SEL","I3C_SPD_BMC_MUX1_SEL","I3C_SPD_BMC_MUX2_SEL","I3C_SPD_BMC_MUX3_SEL",
|
|
/*Y0-Y7*/ "FM_BMC_CMOS_CLR_R_N","","FM_BMC_SAFS_EN","IRQ_SML1_PMBUS_BMC_ALERT_N","SPI_BMC_BOOT_R_IO2","SPI_BMC_BOOT_R_IO3","PU_SPI_BMC_BOOT_ABR","PU_SPI_BMC_BOOT_WP_N",
|
|
/*Z0-Z7*/ "","","","HW_STRAP_5","HW_STRAP_6","HW_STRAP_7","HW_STRAP_2","HW_STRAP_3";
|
|
|
|
};
|